

SINGLE-CHIP USB-TO-SPI BRIDGE

Single-Chip USB-to-SPI Bridge

- · Integrated clock; no external crystal required
- Integrated USB transceiver; no external resistors required
- Integrated 348 Byte one-time programmable ROM for product customization
- On-chip power-on reset circuit
- On-chip voltage regulator: 3.45 V output
- Uses USB Bulk Mode transactions for high throughput
 - Configurable priority for reads and writes

USB Peripheral Function Controller

- USB Specification 2.0 compliant; full-speed (12 Mbps)
- USB suspend states supported and indicated via suspend output pins

USB Interface

- Windows 8[®], 7[®], Vista[®], and XP[®]
- Open access to interface specification

Windows Libraries

- APIs for quick application development
- Supports Windows 8[®], 7[®], Vista[®], and XP[®] (SP2 & SP3)

Packages

RoHS-compliant 24-QFN package (4x4 mm)

SPI Controller

- 3 or 4-wire master mode operation
- · Configurable clock rate
 - 12 MHz, 6 MHz, 3 MHz, 1.5 MHz, 750 kHz, 375 kHz, 187.5 kHz, 93.75 kHz
- · Clock phase and polarity control
- Chip select mode and toggle
- Programmable SPI delay (post-assert, inter-byte, predeassert)

11 Configurable GPIO Pins with Alternate Functions

- Usable as inputs, open-drain outputs, or push-pull outputs
- Up to 11 chip select outputs
- Ready-to-read pin allows for external signal to trigger SPI read operations
- · Ability to count edges or pulses using the Event Counter
- Up to 11 USB remote wakeup sources
- SPI activity indication (toggles to indicate SPI activity)
- Configurable clock output (93.75 kHz to 24 MHz)

Supply Voltage

- Self powered (regulator disabled): 3.0 to 3.6 V
- Self powered (regulator enabled): 3.0 to 5.25 V
- USB bus powered: 4.0 to 5.25 V
- I/O voltage: 1.8 V to V_{DD}

Ordering Part Numbers

• CP2130-F01-GM

Temperature Range: -40 to +85 °C




Figure 1. Example System Diagram



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. System Overview	
2. Electrical Characteristics	
3. USB Function Controller and Transceiver	
4. Serial Peripheral Interface (SPI)	
4.1. Signal Descriptions	
4.2. Data Throughput	
4.3. Serial Clock Phase and Polarity	
5. GPIO Pins	14
5.1. GPIO.3—Ready-to-Read (RTR)	
5.2. GPIO.4—Event Counter	
5.3. GPIO.5—Clock Output	
5.4. GPIO.8—SPI Activity Indicator	
5.5. GPIO.9-10—SUSPEND and SUSPEND	
5.6. USB Remote Wakeup	
5.7. GPIO State During USB Suspend	
6. One-Time Programmable ROM	
7. Voltage Regulator	
8. CP2130 Interface Specification and Windows Interface DLL	
9. Relevant Application Notes	
10. Pin Descriptions	
11. QFN-24 Package Specifications	
12. PCB Land Pattern	
Document Change List	
Contact Information	



1. System Overview

The CP2130 is a highly-integrated USB-to-SPI bridge controller providing a simple solution for bridging a Universal Serial Bus (USB) host to a Serial Peripheral Interface (SPI) bus using a minimum of components and PCB space. The CP2130 includes a USB 2.0 full-speed controller, USB transceiver, oscillator, one-time programmable (OTP) ROM, and a SPI controller in a compact 4 x 4 mm QFN24 package (sometimes called "MLF" or "MLP").

The on-chip, OTP ROM provides the option to customize the USB Vendor ID, Product ID, Manufacturer String, Product Description String, Power Descriptor, Device Release Number, Device Serial Number, and GPIO configuration as desired for OEM applications.

The CP2130 uses a Silicon Labs vendor-specific USB protocol using control and bulk transfers which is supported by most operating systems through the use of generic USB drivers and interface libraries. A custom driver typically does not need to be developed for this device. Windows applications communicate with the CP2130 through a Windows DLL which is provided by Silicon Labs that communicates with the Microsoft WinUSB driver via a WinUSB DLL. The interface specification for the CP2130 is also available to enable development of an API for any operating system that supports control and bulk transfers over USB.

The CP2130 SPI implements the standard signals, including SCK, MISO, MOSI, \overline{CS} , as well as a ready-to-read (RTR) hardware handshaking input, so existing system firmware does not need to be modified. The SPI capabilities of the CP2130 include fixed SPI clock rates ranging from 93.75 kHz to 12 MHz, configurable clock phase, configurable clock polarity, adjustable SPI delays, and up to 11 configurable chip select signals.

Any of the multi-purpose pins not used as chip select signals may instead be used as GPIO signals that are user-defined. The GPIO signals may also be configured to initiate a USB remote wakeup event on GPIO state change, which allows the CP2130 to wake a USB host from sleep mode. Eight of the GPIO signals support alternate features including ready-to-read (RTR) handshaking, a configurable event counter, a configurable clock output (93.75 kHz to 24 MHz), SPI activity LED toggle, and USB suspend indicators. Support for I/O interface voltages down to 1.8 V is provided via a $V_{\rm IO}$ pin.

An evaluation kit for the CP2130 (Part Number: CP2130EK) is available. It includes a CP2130-based USB-to-SPI evaluation board with SPI slave devices such as an EEPROM and ADC as well as connections for an external CP2400 LCD controller EVB and SPI monitor. The kit also includes a Windows DLL and test application, USB cables, and full documentation. See www.silabs.com for the latest application notes and product support information for the CP2130. Contact a Silicon Labs sales representatives or go to www.silabs.com to order the CP2130 Evaluation Kit.



2. Electrical Characteristics

Table 1. Global DC Electrical Characteristics

 V_{DD} = 3.0 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Supply Voltage	V_{DD}		3.0		3.6	V
Digital Port I/O Supply Voltage	V _{IO}		1.8	_	V _{DD}	V
Specified Operating Temperature Range	T _A		-40	_	+85	°C
Thermal Resistance ¹	θ_{JA}		_	28	_	°C/W
Supply Current						
		Bus Powered; Regulator enabled	_	170	360	μΑ
USB Suspended ²		Self Powered; Regulator disabled; V _{DD} = 3.0 V	_	170	290	μA
		Self Powered; Regulator disabled; V _{DD} = 3.3 V	_	210	330	μA
		Bus Powered; Regulator enabled	_	14.4	18.8	mA
USB Normal; SPI Idle ²	I _{REGIN}	Self Powered; Regulator disabled; V _{DD} = 3.0 V	_	13.8	18.1	mA
		Self Powered; Regulator disabled; V _{DD} = 3.3 V	_	14.1	18.4	mA
		Bus Powered; Regulator enabled	_	17.8	23.2	mA
USB Normal; SPI Active ²		Self Powered; Regulator disabled; V _{DD} = 3.0 V	_	16.6	21.7	mA
7.00.70		Self Powered; Regulator disabled; V _{DD} = 3.3 V	_	17.1	22.2	mA
USB Pull-up ³	I _{PU}		_	200	230	μA

Notes

- 1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.
- 2. USB Pull-up current should be added for total supply current. USB normal and suspended supply current is current flowing into V_{REGIN}. USB normal and suspended supply current is guaranteed by characterization.
- 3. The USB Pull-up supply current values are calculated values based on USB specifications. USB Pull-up supply current is current flowing from VDD to GND through USB pull-down/pull-up resistors on D+ and D-.



Table 2. SPI, Port I/O, and Suspend I/O DC Electrical Characteristics

 V_{IO} = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage	V _{OH}	$I_{OH} = -10 \mu A$, Port I/O push-pull	V _{IO} – 0.1	_	_	
		$I_{OH} = -3 \text{ mA}$, Port I/O push-pull	$V_{10} - 0.2$		_	V
		$I_{OH} = -10$ mA, Port I/O push-pull	_	$V_{10} - 0.4$	_	
Output Low Voltage	V_{OL}	I _{OL} = 10 μA	_	_	0.1	
		I _{OL} = 8.5 mA	_		0.4	V
		I _{OL} = 25 mA	_	0.6	_	
Input High Voltage	V _{IH}		0.7 x V _{IO}	_	_	V
Input Low Voltage	V _{IL}		_	_	0.6	V
Input Leakage Current	ΙL	Weak Pull-Up On, V _{IN} = 0 V	_	25	50	μA
Maximum Input Voltage		Open drain, logic high (1)	_	_	5.8	V

Table 3. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V _{DD} Ramp Time	t _{RMP}	Time to V _{DD} ≥ 2.7 V	_	_	1	ms
RST Input High Voltage	V _{IHRESET}		0.75 x V _{IO}	_	_	V
RST Input Low Voltage	V _{ILRESET}		_	_	0.6	V
RST Low Time to Generate a System Reset	t _{RSTL}		15	_	_	μs

Table 4. Voltage Regulator Electrical Specifications

-40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range ¹	V _{REGIN}	Regulator Enabled	$V_{DD} + V_{DO}$	_	5.25	V
Output Voltage ²	V _{DDOUT}	Output Current = 1 to 100 mA	3.3	3.45	3.6	V
VBUS Detection Input Threshold	V _{BUSTH}		2.5	_	_	V
Dropout Voltage	V_{DO}	1 mA ≤ I _{DD} ≤ 100 mA	_	1	_	mV / mA
Bias Current			_	_	120	μA

Notes:

- Input range specified for regulation. When the internal regulator is not used, should be tied to V_{DD}.
 The maximum regulator supply current is 100 mA. This includes the supply current of the CP2130.

Table 5. GPIO Output Specifications

-40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
GPIO.5 Clock Output*	F _{CLKOUT}	F _{CLKOUT} = configured frequency	F _{CLKOUT} x 0.985	F _{CLKOUT}	F _{CLKOUT} x 1.015	Hz
SPI Activity Toggle Rate	F _{SPIACT}		_	10	_	Hz
*Note: The clock output frequ	ency is confi	gurable from 93.75 kHz to	24 MHz.		•	

Table 6. USB Transceiver Electrical Characteristics*

 $\mbox{V}_{\mbox{DD}}$ = 3.0 V to 3.6 V, –40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmitter			ı			I
Output High Voltage	V _{OH}		2.8	_	_	V
Output Low Voltage	V _{OL}		_	_	0.8	V
Output Crossover Point	V _{CRS}		1.3	_	2.0	V
Output Impedance	Z _{DRV}	Driving High Driving Low	_ _	36 36	_ _	Ω
Pull-up Resistance	R _{PU}	Full Speed (D+ Pull-up)	1.425	1.5	1.575	kΩ
Output Rise Time	T _R	Full Speed	4	_	20	ns
Output Fall Time	T _F	Full Speed	4	_	20	ns
Receiver	1		ı		I	·
Differential Input Sensitivity	V_{DI}	(D+) - (D-)	0.2	_	_	V
Differential Input Common Mode Range	V _{CM}		0.8	_	2.5	V
Input Leakage Current	ΙL	Pullups Disabled	_	<1.0	_	μA
*Note: Refer to the USB Specification	ation for timing	diagrams and symbol definition	S.	<u> </u>		ı

Table 7. OTP ROM Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Port I/O Supply Voltage During Programming	V _{IO}		3.3	_	V_{DD}	V
Voltage on V_{PP} with respect to GND during a programming operation	V_{PP}	V _{IO} ≥ 3.3 V	5.75	_	V _{IO} + 3.6	\
Capacitor on V _{PP} for In-system Programming			_	4.7	-	μF



Table 8. Thermal Characteristics

Parameter	Symbol	Min	Тур	Max	Unit		
Thermal Resistance [*]	θ_{JA}	_	28	_	°C/W		
*Note: Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.							

Table 9. Absolute Maximum Ratings*

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature under Bias	T _{BIAS}		– 55	_	125	°C
Storage Temperature	T _{STG}		– 65	_	150	°C
Voltage on RST, GPIO, or SPI Pins with respect to GND		$V_{IO} \ge 2.2 \text{ V}$ $V_{IO} < 2.2 \text{ V}$	-0.3 -0.3	_	5.8 V _{IO} + 3.6	V
Voltage on VBUS with respect to GND	V _{BUS}	$V_{DD} \ge 3.0 \text{ V}$ V_{DD} not powered	-0.3 -0.3	_	5.8 V _{DD} + 3.6	V
Voltage on V_{DD} or V_{IO} with respect to GND	V_{DD}		-0.3	_	4.2	V
Maximum Total Current through V_{DD} , V_{IO} , REGIN, and GND			_		500	mA
Maximum Output Current Sunk by \overline{RST} or any I/O pin			_	_	100	mA

*Note: Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the devices at or exceeding the conditions in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



3. USB Function Controller and Transceiver

The Universal Serial Bus (USB) function controller in the CP2130 is a USB 2.0-compliant, full-speed device with integrated transceiver and on-chip matching and pullup resistors. The USB function controller manages all data transfers between the USB and the SPI bus as well as command requests generated by the USB host and commands for controlling the function of the SPI and GPIO pins.

The USB Suspend and Resume modes are supported for power management of both the CP2130 device as well as external circuitry. The CP2130 enters Suspend mode when Suspend signaling is detected on the bus. Upon entering Suspend mode, the Suspend signals are asserted. The Suspend signals are also asserted after a CP2130 reset until device configuration and USB Enumeration is complete. SUSPEND is logic high when the device is in the Suspend state, and logic low when the device is in normal mode. The SUSPEND pin has the opposite logic value of the SUSPEND pin.

The CP2130 exits Suspend mode when any of the following occur: Resume signaling is detected or generated, a USB Reset signal is detected, the configured GPIO wakeup sources do not match the configured latch value, or a device reset occurs. SUSPEND and $\overline{\text{SUSPEND}}$ are weakly pulled to VIO in a high impedance state during a CP2130 reset. If this behavior is undesirable, a strong pulldown (10 k Ω) can be used to ensure $\overline{\text{SUSPEND}}$ remains low during reset.

The CP2130 can be configured to use any of the GPIO pins as a remote wakeup source. While suspended, if any of the pins configured as a wakeup source does not match the configured wakeup match value, then the CP2130 will send remote wakeup signaling to the USB host. If the host has configured the CP2130 to enable remote wakeup, then the host will send resume signaling to the CP2130 and the device will exit Suspend mode.

The logic level and output mode (push-pull or open-drain) of various pins during USB Suspend is configurable in the OTP ROM. See Section 6 for more information.



4. Serial Peripheral Interface (SPI)

The CP2130 Serial Peripheral Interface (SPI) provides access to a flexible, full-duplex synchronous serial bus. The CP2130 can operate as a master device in both 3-wire or 4-wire modes, and supports multiple slaves. Any of the 11 GPIO pins may be configured as chip select master outputs to select multiple SPI slave devices.

4.1. Signal Descriptions

The four signals used by SPI (MOSI, MISO, SCK, $\overline{\text{CS}}$) are described below.

4.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

4.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first.

4.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. Since the CP2130 always acts as a SPI master, it always drives SCK.

4.1.4. Chip Select (CS0 - CS10)

The CP2130 may be used to control up to 11 different SPI slave devices using GPIO pins configured in chip select output mode. Chip select signals are active low.

See Figure 2 and Figure 3 for typical connection diagrams of the various operational modes.




Figure 2. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram




Figure 3. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram



4.2. Data Throughput

SPI read and write data transfer throughput can be affected by many factors including USB host performance, host driver and PC application performance, SPI clock rate, and data transfer size. Also USB bulk transfers are limited by available bandwidth on the bus; increased traffic on the bus may decrease SPI throughput. Additionally, the CP2130 can be configured to operate in high-priority write or high-priority read mode. The priority mode is configured in the OTP ROM. The CP2130 has two independent USB endpoints used for bulk data transfers. The first endpoint is double buffered whereas the second endpoint is single buffered. Each endpoint is used for only a single direction. A USB IN transfer is data transferred from the device to the host. A USB OUT transfer is data transferred from the host to the device. More information about the USB interface can be found in application note, "AN792: CP2130 Interface Specification". By default, the CP2130 is configured in high-priority write mode, in which the double-buffered endpoint is used for OUT transfers and the single-buffered endpoint is used for IN transfers and the single-buffered endpoint is used for IN transfers and the single-buffered endpoint is used for OUT transfers.

Table 10 below shows the CP2130 typical SPI throughput in high-priority write and high-priority read modes using a 64-bit PC.

Device Configuration	Conditions	Write Throughput	Read Throughput	WriteRead Throughput	Units
High-Priority Write Mode	F _{SCK} = 12 MHz;	4.9	4.6	3.5	Mbps
High-Priority Read Mode	Block Size = 64 KB	4.2	6.6	2.9	Mbps

Table 10. Typical SPI Throughput

4.3. Serial Clock Phase and Polarity

Four combinations of serial clock phase and polarity can be selected using SPI control commands over the USB interface. The clock phase (CPHA) specifies which clock edge is used to latch the data. The clock polarity (CPOL) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. The clock and data line relationships are shown in Figure 4.

The SPI clock field of the SPI control command controls the master mode serial clock frequency. The clock frequency is restricted to discrete values between 93.8 kHz and 12 MHz.






Figure 4. Data/Clock Timing





^{*} SCK is shown for CPOL = Active High. SCK is the opposite polarity for CPOL = Active Low.


Figure 5. SPI Master Timing (CPHA=Leading Edge)



^{*} SCK is shown for CPOL = Active High. SCK is the opposite polarity for CPOL = Active Low.


Figure 6. SPI Master Timing (CPHA=Trailing Edge)





^{*} SCK is shown for CPOL = Active High. SCK is the opposite polarity for CPOL = Active Low.

Figure 7. SPI Delays (CPHA = Leading Edge)



 $[\]ast$ SCK is shown for CPOL = Active High. SCK is the opposite polarity for CPOL = Active Low.

Figure 8. SPI Delays (CPHA = Trailing Edge)

Table 11. SPI Timing Parameters¹

Parameter	Symbol	Min	Тур	Max	Units
			12 MHz		
			6 MHz		
			3 MHz		
SCK Fraguency	_		1.5 MHz		
SCK Frequency	F _{SCK}		750 kHz		
			375 kHz		
			187.5 kHz		
			93.75 kHz		
MISO Valid to SCK Shift Edge	T _{MIS}	41.15	_	_	ns
SCK Shift Edge to MISO Change	T _{MIH}	0	_	_	ns
Post-Assert SPI Delay ²	T _{POST-ASSERT}		N x 10		μs
Inter-Byte SPI Delay ²	T _{INTER-BYTE}		N x 10		μs
Pre-Deassert SPI Delay ²	T _{PRE-DEASSERT}		N x 10		μs

Notes:

- 1. See Figures 5–8.
- 2. N = user-specified delay values, where $\{0 \le N \le 65535\}$.



5. GPIO Pins

The CP2130 supports 11 user-configurable GPIO pins. Each of these GPIO pins are usable as inputs, open-drain outputs, or push-pull outputs. Each GPIO pin may also be configured for use as SPI chip select signals for up to 11 different SPI slaves. Six of these GPIO pins also have alternate functions which are listed in Table 12. More information regarding the configuration and usage of these pins is available in application note, "AN721: CP21xx Customization Guide" available on the Silicon Labs website.

GPIO Pin	Alternate Function	
GPIO.3	Ready-to-Read (RTR)	
GPIO.4	Event Counter	
GPIO.5	Clock Output	
GPIO.8	SPI Activity	
GPIO.9	SUSPEND	
GPIO.10	SUSPEND	

Table 12. GPIO Pin Alternate Functions

The default configuration for all of the GPIO pins is provided in Table 13. The configuration of the pins is one-time programmable for each device. See Section 6 for more information about programming the GPIO pin functionality.

GPIO Pin	Default Function	
GPIO.0	CS0 (Push-Pull Output)	
GPIO.1	CS1 (Push-Pull Output)	
GPIO.2	CS2 (Push-Pull Output)	
GPIO.3	RTR Active Low (Input)	
GPIO.4	Event Counter Rising Edge (Input)	
GPIO.5	Clock Output (Push-Pull Output)	

Table 13. GPIO Pin Default Configuration

GPIO Pin	Default Function	
GPIO.6	GPIO (Input)	
GPIO.7	GPIO (Push-Pull Output)	
GPIO.8	SPI Activity (Push-Pull Output)	
GPIO.9	SUSPEND (Push-Pull Output)	
GPIO.10	SUSPEND (Push-Pull Output)	

The difference between an open-drain output and a push-pull output is evident when the GPIO output is driven to logic high. A logic high, open-drain output pulls the pin to the V_{IO} rail through an internal, pull-up resistor. A logic high, push-pull output directly drives the pin to the V_{IO} voltage. Open-drain outputs are typically used when interfacing to logic at a higher voltage than the V_{IO} pin. These pins can be safely pulled to the higher, external voltage through an external pull-up resistor. The maximum external pull-up voltage is 5 V.

The speed of reading and writing the GPIO pins is subject to the timing of the USB interface and host computer. GPIO pins configured as inputs or outputs are not recommended for real-time signaling.

The following paragraphs describe the alternate functions available on the corresponding GPIO pin.

5.1. GPIO.3—Ready-to-Read (RTR)

RTR, or Ready-to-Read, is a configurable active-low or active-high input to the CP2130 and is used by the SPI slave device to indicate to the CP2130 when to read. When performing a Read with RTR command, the CP2130 will only read SPI data when the RTR pin is asserted.

By default, GPIO.3 is configured to operate as the RTR input pin. In addition to the GPIO OTP ROM configuration, the device must be configured to use RTR flow control to use this pin.




Figure 9. Hardware Flow Control Typical Connection Diagram

5.2. GPIO.4—Event Counter

GPIO.4 is configurable as an event counter digital input pin. The event counter can be configured to count edges or pulses. The four configurable modes are: rising edge, falling edge, positive pulse, or negative pulse. Once configured for event counter mode, the CP2130 maintains a 16-bit counter that increments by '1' whenever the specified edge or pulse is detected. The user may query the CP2130 to get the current event count. The event counter can be used to detect slave interrupt events by connecting the slave interrupt output pin to the CP2130 event counter pin.

5.3. GPIO.5—Clock Output

GPIO.5 is configurable to output a configurable CMOS clock output. The clock output appears at the pin at the same time the device completes enumeration and exits USB Suspend mode. The clock output is removed from the pin when the device enters USB Suspend mode. The output frequency is configurable through the use of a divider and the accuracy is specified in Table 5. When the divider is set to 0, the output frequency is 93.75 kHz. For divider values between 1 and 255, the output frequency is determined by the formula:

GPIO.5 Clock Frequency =
$$\frac{24 \text{ MHz}}{\text{Divider}}$$

Equation 1. GPIO.0 Clock Output Frequency



5.4. GPIO.8—SPI Activity Indicator

GPIO.8 is configurable as a SPI activity indicator pin. This pin is logic high when a device is not transferring data over the SPI, and toggles at a fixed rate as specified in Table 5 when a data transfer is in progress. Typically, this pin is connected to an LED to indicate data transfer.




Figure 10. SPI Activity Toggle Typical Connection Diagram

5.5. GPIO.9-10—SUSPEND and SUSPEND

GPIO.9 and GPIO.10 are configurable as active-high SUSPEND and active-low SUSPEND pins. The SUSPEND pin is logic high when the device is in the suspended state and logic low when the device is in the active mode. The SUSPEND pin has the opposite logic value of the SUSPEND pin.

5.6. USB Remote Wakeup

Any of the GPIO pins may be used to trigger a USB remote wakeup event. Before the CP2130 enters the Suspend state, the device may be configured to wakeup on a port mismatch event. When any of the pins specified in the wakeup mask do not match the pin logic value specified in the wakeup value, the CP2130 will wakeup and signal remote wakeup on the bus. The CP2130 will assert USB remote wakeup signaling for 10 to 15 ms before the host may respond by resuming the CP2130.

Any GPIO pin used for remote wakeup must be configured as an input during the Suspend state. GPIO pins are selected as wakeup pins using the Wakeup Match Mask. The Wakeup Match Value specifies the logic level of the wakeup pin. When the pin level does not match the value specified, the device will wakeup. The default Wakeup Match Mask and Wakeup Match Value are shown in Table 15.

5.7. GPIO State During USB Suspend

All GPIO pins support programmable suspend state mode and latch values. When the CP2130 enter USB Suspend mode and the Use Suspend Mode and Values option is set, the CP2130 will reconfigure the GPIO pins just prior to entering USB Suspend mode. When the CP2130 resumes from USB Suspend mode, the GPIO pins revert to the previous function configurations and modes.



6. One-Time Programmable ROM

The CP2130 includes an internal, OTP ROM that may be used to customize the USB Vendor ID (VID), Product ID (PID), Manufacturer String, Product Description String, Power Descriptor, Device Release Number, Device Serial Number, GPIO configuration, Suspend Pins and Modes as desired for OEM applications. If the OTP ROM has not been customized, the default configuration data shown in Table 14 and Table 15 is used.

Table 14. Default USB Configuration Data

Name	Value
Vendor ID	0x10C4
Product ID	0x87A0
Power Descriptor (Attributes)	0x80 (Bus-powered)
Power Descriptor (Max. Power)	0x32 (100 mA)
Release Number	0x0100 (Release Version 01.00)
Transfer Priority	High Priority Write
Manufacturer String	"Silicon Laboratories" (62 ASCII characters maximum)
Product Description String	"CP2130 USB-to-SPI Bridge" (62 ASCII characters maximum)
Serial String	Unique 8 character ASCII string (30 ASCII characters maximum)

Table 15. Default GPIO, UART, and Suspend Configuration Data

Name	Value
GPIO.0	CS0 push-pull output
GPIO.1	CS1 push-pull output
GPIO.2	CS2 push-pull output
GPIO.3	RTR active low
GPIO.4	Event counter rising edge
GPIO.5	Clock output
GPIO.6	GPIO input
GPIO.7	GPIO push-pull output
GPIO.8	SPI activity push-pull output
GPIO.9	SUSPEND push-pull output
GPIO.10	SUSPEND push-pull output

Name	Value
Use Suspend Mode and Values	False
Suspend Mode	0x0000 (open-drain)
Suspend Latch	0x0000 (logic low)
Wakeup Match Mask	0x0000 (ignore all)
Wakeup Match Value	0x0000 (match value logic low)
Clock Divider	0 (93.75 kHz)

While customization of the USB configuration data is optional, customizing the VID/PID combination is strongly recommended. A unique VID/PID will prevent the device from being recognized by any other manufacturer's software application. A vendor ID can be obtained from www.usb.org or Silicon Labs can provide a free PID for the OEM product that can be used with the Silicon Labs VID at www.silabs.com/RequestPID. All CP2130 devices are pre-programmed with a unique serial number. It is important to have a unique serial string if it is possible for multiple CP2130 devices to be connected to the same PC.

Application note, "AN792: CP2130 Interface Specification", includes more information about the programmable values and their valid options. Note that certain items in the OTP ROM are programmed as a group and programming one of the items in the group prevents further programming of any of the other items in the group.

The configuration data OTP ROM is programmable by Silicon Labs prior to shipment with the desired configuration information. It can also be programmed in-system over the USB interface if a 4.7 μ F capacitor is connected between the V_{PP} pin and ground. No other circuitry should be connected to V_{PP} during a programming operation, and V_{IO} must remain at 3.3 V or higher to successfully write to the configuration OTP ROM.




7. Voltage Regulator

The CP2130 includes an on-chip 5 V to 3.45 V voltage regulator. This allows the CP2130 to be configured as either a USB bus-powered device or a USB self-powered device. A typical connection diagram of the device in a bus-powered application using the regulator is shown in Figure 11. When enabled, the voltage regulator output appears on the V_{DD} pin and can be used to power external devices. See Table 4 for the voltage regulator electrical characteristics.

Note: By default, the CP2130 is configured for bus-powered operation. The CP2130 OTP configuration must be changed if the device will be operated in either of the self-powered modes.

If the regulator is used to provide V_{DD} in a self-powered application, use the same connections from Figure 11, but connect REGIN to an on-board 5 V supply, and disconnect it from the VBUS pin. In addition, if REGIN may be unpowered while VBUS is 5 V, a resistor divider (or functionally equivalent circuit) shown in Note 6 of Figure 12 is required to meet the absolute maximum voltage on VBUS specification in Table 9.



Notes:


- 1. VIO can be connected directly to VDD or to a supply as low as 1.8 V to set the I/O interface voltage.
- 2. USB connector shield decoupling capacitors and resistor are not required, but can be added for noise immunity.
- 3. Avalanche transient voltage suppression diodes compatible with Full-speed USB should be added at the connector for ESD protection. Use Littelfuse p/n SP0503BAHT or equivalent.
- 4. An external pull-up is not required, but can be added for noise immunity.
- 5. If programming the configuration ROM via USB, add a 4.7 μF capacitor between VPP and ground. During a programming operation, do not connect the VPP pin to other circuitry, and ensure that VIO is at least 3.3 V.

Figure 11. Typical Bus-Powered Connection Diagram



Alternatively, if 3.0 to 3.6 V power is supplied to the V_{DD} pin, the CP2130 can function as a USB self-powered device with the voltage regulator bypassed. For this configuration, tie the REGIN input to V_{DD} to bypass the voltage regulator. A typical connection diagram showing the device in a self-powered application with the regulator bypassed is shown in Figure 12.

The USB max power and power attributes descriptor must match the device power usage and configuration. See application note, "AN721: CP21xx Customization Guide", for information on how to customize USB descriptors for the CP2130.



Notes:

- 1. VIO can be connected directly to VDD or to a supply as low as 1.8 V to set the I/O interface voltage.
- 2. USB connector shield decoupling capacitors and resistor are not required, but can be added for noise immunity.
- 3. Avalanche transient voltage suppression diodes compatible with Full-speed USB should be added at the connector for ESD protection. Use Littelfuse p/n SP0503BAHT or equivalent.
- 4. An external pull-up is not required, but can be added for noise immunity.
- 5. If programming the configuration ROM via USB, add a 4.7 μ F capacitor between VPP and ground. During a programming operation, do not connect the VPP pin to other circuitry, and ensure that VIO is at least 3.3 V.
- 6. For self-powered systems where VDD and VIO may be unpowered when VBUS is connected to 5 V, a resistor divider (or functionally-equivalent circuit) on VBUS is required to meet the absolute maximum voltage on VBUS specification in the Electrical Characteristics section.

Figure 12. Typical Self-Powered Connection Diagram (Regulator Bypass)



8. CP2130 Interface Specification and Windows Interface DLL

The CP2130 is a Bulk Mode USB device and requires a generic USB driver such as Microsoft's WinUSB driver or the open-source LibUSB driver. The CP2130 uses a vendor-specific interface protocol, and so the host application or library must comply with the CP2130 Interface Specification to communicate with the device. The low-level USB specification for the CP2130 is provided in application note, "AN792: CP2130 Interface Specification." This document describes all of the basic functions for opening, reading from, writing to, and closing the device as well as the OTP ROM programming functions.

Silicon Labs also provides an interface library that encapsulates the CP2130 interface and also adds higher level features such as read/write time-outs. This library is the recommended interface for the CP2130. The interface library is provided as a Windows DLL. Documentation for the interface library API is included in the installation package.

AN792: CP2130 Interface Specification and the library are available in the CP2130EK CD as well as online at: www.silabs.com.

9. Relevant Application Notes

The following application notes are applicable to the CP2130. The latest versions of these application notes and their accompanying software are available at

http://www.silabs.com/products/Interface/Pages/interface-application-notes.aspx.

- AN721: CP21xx Device Customization Guide. This application note describes how to use the AN721 software, CP21xx Customization Utility, to configure the USB parameters on CP2130 devices.
- AN792: CP2130 Interface Specification. This application note describes how to interface to the CP2130 using the low-level, USB bulk and control mode Interface.



10. Pin Descriptions




Figure 13. QFN-24 Pinout Diagram (Top View)



Table 16. CP2130 Pin Definitions

Pin#	Name	Туре	Description
1	SCK	D Out	SPI clock output
2	GND		Ground. Must be tied to ground.
3	D+	D I/O	USB D+
4	D-	D I/O	USB D-
5	V _{IO}	Power In	I/O Supply Voltage Input.
6	V_{DD}	Power In	Power Supply Voltage Input.
		Power Out	Voltage Regulator Output. See Section 7.
7	REGIN	Power In	5 V Regulator Input. This pin is the input to the on-chip voltage regulator.
8	VBUS	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network.
9	RST	D I/O	Device Reset. Open-drain output of internal power-on reset or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for the time specified in Table 3.
10*	N/C		No connect. This pin should be left unconnected or tied to V_{IO} .
11*	GPIO.10	D I/O	In GPIO mode, this pin is a user-configurable input or output.
	CS10	D Out	In chip select mode, this pin is a SPI chip select output.
	SUSPEND	D Out	In USB suspend mode, this pin is Low when in USB suspend mode.
12*	GPIO.9	D I/O	In GPIO mode, this pin is a user-configurable input or output.
	CS9	D Out	In chip select mode, this pin is a SPI chip select output.
	SUSPEND	D Out	In USB suspend mode, this pin is High when in USB suspend mode.
13*	GPIO.8	D I/O	In GPIO mode, this pin is a user-configurable input or output.
	CS8	D Out	In chip select mode, this pin is a SPI chip select output.
	SPIACT	D Out	In SPI activity mode, this pin toggles to indicate SPI activity.
14*	GPIO.7	D I/O	In GPIO mode, this pin is a user-configurable input or output.
	CS7	D Out	In chip select mode, this pin is a SPI chip select output.
15*	GPIO.6	D I/O	In GPIO mode, this pin is a user-configurable input or output.
	CS6	D Out	In chip select mode, this pin is a SPI chip select output.
16*	V _{PP}	Special	Connect a 4.7 µF capacitor between this pin and ground to support OTP ROM programming via the USB interface.



Table 16. CP2130 Pin Definitions (Continued)

Pin#	Name	Туре	Description	
17*	GPIO.5	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS5	D Out	In chip select mode, this pin is a SPI chip select output.	
	CLKOUT	D Out	In clock output mode, this pin outputs a configurable frequency clock signal.	
18*	GPIO.4	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS4	D Out	In chip select mode, this pin is a SPI chip select output.	
	EVTCNTR	D In	In event counter mode, this pin is an event counter input.	
19*	GPIO.3	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS3	D Out	In chip select mode, this pin is a SPI chip select output.	
	RTR	D In	In Ready-to-Read mode, this pin is a SPI read flow control input.	
20*	GPIO.2	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS2	D Out	In chip select mode, this pin is a SPI chip select output.	
21*	GPIO.1	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS1	D Out	In chip select mode, this pin is a SPI chip select output.	
22*	GPIO.0	D I/O	In GPIO mode, this pin is a user-configurable input or output.	
	CS0	D Out	In chip select mode, this pin is a SPI chip select output.	
23	MOSI	D Out	SPI master output/slave input	
24	MISO	D In	SPI master input/slave output	
*Note:	Pin can be left	unconnecte	d when not in use.	



11. QFN-24 Package Specifications




Figure 14. QFN-24 Package Drawing

Table 17. QFN-24 Package Dimensions

Dimension	Min Typ		Max
А	0.70 0.75 0.8		0.80
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC.		
D2	2.55	2.70	2.80
е	0.50 BSC.		
Е	4.00 BSC.		
E2	2.55 2.70 2.80		2.80

Dimension	Min	Тур	Max
L	0.30	0.40	0.50
L1	0.00	_	0.15
aaa	_	_	0.15
bbb	_	_	0.10
ddd	_	_	0.05
eee	_	_	0.08
Z	_	0.24	_
Y	_	0.18	_

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to JEDEC Solid State Outline MO-220, variation WGGD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



12. PCB Land Pattern




Figure 15. QFN-24 Recommended PCB Land Pattern

Table 18. QFN-24 PCB Land Pattern Dimensions

Dimension	Min	Max
C1	3.90	4.00
C2	3.90	4.00
E	0.50 BSC	
X1	0.20	0.30

Dimension	Min	Max
X2	2.70	2.80
Y1	0.65	0.75
Y2	2.70	2.80

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- **6.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **7.** A 2 x 2 array of 1.10 x 1.10 mm openings on a 1.30 mm pitch should be used for the center pad.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.5 to Revision 0.6

 Updated pin configuration functions for GPIO.6 and GPIO.7.

Revision 0.6 to Revision 0.7

- Moved VBUS to a separate row and updated the specification in Table 9, "Absolute Maximum Ratings*," on page 8.
- Added V_{PP} Voltage specification to Table 7, "OTP ROM Electrical Characteristics," on page 7.
- Updated "7. Voltage Regulator" on page 18 to add absolute maximum voltage on VBUS requirements in self-powered systems.
- Updated measured throughput numbers in Table 10, "Typical SPI Throughput," on page 11.



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

